Introduction
We developed a low-power current reference circuit with little temperature dependence for micro-power LSIs in a 0.35-µm standard CMOS process. The proposed circuit consists of a bias-voltage subcircuit, a current-source subcircuit, and an offset-voltage generation subcircuit. The offset-voltage generation subcircuit is used to compensate for temperature dependence of the reference current. Experimental results demonstrated that the proposed circuit generates a 93-nA reference current, and that the total power dissipation is 586 nW. The temperature coefficient of the reference current can be kept small within 459ppm/°C in a temperature range from −20 to 100°C. Figure 1 shows our proposed current reference circuit. The circuit consists of a bias-voltage subcircuit, a current-source subcircuit and an offset-voltage generation subcircuit. All MOSFETs are operating in the subthreshold region except a MOS resistor (MR) operating in the strong-inversion and deep triode region. The proposed circuit is based on the threshold-voltage reference circuit [1] . In [1] , current flowing in the circuit is tolerant to process variations and supply voltage change. However, the current shows a positive temperature coefficient and increases with temperature. To realize robust temperature stability, we modify the circuit by using small offset-voltage generation subcircuit. The details of the circuit are as follows.
Circuit Configuration
The subthreshold current I of a MOSFET for drain-source voltage V DS higher than 0.1 V can be expressed as
where K is the aspect ratio (= W/L) of the transistor, I 0 (=
) is the process-dependent parameter, µ is the carrier mobility, C OX is the gate-oxide capacitance, η is the subthreshold slope factor, V T (= k B T/q) is the thermal voltage, k B is the Boltzmann constant, T is the absolute temperature, q is the elementary charge, and V TH is the threshold voltage of the MOSFET [2] . The temperature dependence of the mobility µ can be given by
where µ 0 is the mobility at room temperature T 0 and m is the mobility temperature exponent [2] . In Fig. 1 , the current I REF is determined by the characteristics of the MOS resistor MR that is operating in the strong-inversion and deep triode region. When drain-source voltage V DSR is small enough, the current is given by 
where γ is temperature coefficient of V SR and β is the offset voltage. Note that the temperature coefficient γ and the offset voltage β can be controlled by the number of transistors and the tap point. From Eq. (4), the drain-source voltage V DSR of MR can be given by ( )
( )
From Eqs. (2), (3), (5) 
From Eq. (7), considering the range of β/α, the second term will change from 0 to 1/T. In standard CMOS technology, because m is about 1.5 [2] , TC can be set to 0 at room temperature by designing β/α to an appropriate value. Fig. 2 . At β/α = 300, TC can be made "0" at room temperature. Therefore, temperature compensated reference current can be obtained by adjusting γ, β, and the aspect ratios of transistors (M1-M2) such that TC is equal to "0" at room temperature.
Experimental Results
We fabricated a prototype chip using a 0.35-µm, 2-poly, 4-metal standard CMOS process. The subthreshold MOS resistor ladder in the proposed current reference circuit consists of 10 transistors and the tap point is set to 8 as shown in the Fig. 1 . Figure 3 shows a chip micrograph of our prototype chip. The area was 0.055mm Table I summarizes circuit performances in comparison with other nano-ampere CMOS current reference circuits [3] - [5] . Compared to the other CMOS current reference circuits, the proposed circuit shows lower power dissipation. The proposed circuit compensates temperature dependence with high process stability. The proposed circuit is useful as a current reference circuit for a micro-power LSIs. Fig. 4 Measured results of (a) the internal voltage V SR , (b) the proposed reference current and the current without using offset-voltage generation circuit, and (c) distribution of the proposed current for 10 samples.
